TANDBERG SERVICE MANUAL AND LOGIC CIRCUITS DESCRIPTION 9100X/9200XD





LOGIC CIRCUITS DESCRIPTION

All paragraphs in the first half of the book are valid for the 9000 series.

CONTENTS

Para	graph	Page
1.0	Logic circuit types and triggering methods	3
2.0	General description	7
3.0	Operating modes	11
4.0	Table of operating sequences	19
	Circuit diagram logic, model 9000X Circuit diagram logic, model 9100X and 9200XD The signal path to stop from power on . The signal path to play from stop	22 23

MECHANICAL AND ELECTRICAL ADJUSTMENTS

All paragraphs in the other half are valid for models 9100X and 9200XD.

CONTENTS

Paragraph		Page
1.0	Dismantling	25
2.0	Regular maintenance	26
3.0	Mechanical servicing	27
4.0	Tape-path adjustments	30
5.0	Erase and bias circuits	32
6.0	Head alignment four track	33
7.0	Head alignment, without test tape, four track	35
8.0	Head alignment, two tracks	35
9.0	Modification from four to two tracks	36
10.0	Changing from 220 V/50 Hz to 115 V/60 Hz	36
11.0	Changing the photo-electric end-stop	37
	Adjustments table, model 9100X and 9200XD	

1.0 LOGIC CIRCUIT TYPES AND TRIGGERING METHODS

The circuits on the logic board are built up of andgates (and-ports), nand-gates (not-and ports), monostable and bistable circuits.

The transistors in a logic circuit work either in saturation (conduct as a closed switch) or in cut-off (blocking as an open switch). The input of the circuit is connected to the base of a transistor via a diode, transistor or resistor, while the output is connected to the collector of the output transistor.

Voltage levels for the 9000X logic circuits are defines as:

High level	(logic 1)	8 to 3	18.0	\mathbf{V}
Low level	(logic 0)	0 to	6.0	\mathbf{V}
Threshold lev	el		7.0	\mathbf{V}

1.1 AND-GATE

Only when all the inputs are high (logic 1) can the output be high.

1.2 INVERTER, NOT-FUNCTION

The output signals are always the inverse (have the opposite logic level) of the input signal (0 is the inverse of 1 and vice versa). If all the inputs on a nand-gate are connected together an inverter is obtained. In general an inverter is combined with a logic function when the inverter is drawn with a small circle following the symbol for the function




Fig. 1.1 Examples of elementary logic circuits showing the meaning of logic levels high "1" and low "0",



Fig. 1.2 AND-circuit, truth table and symbol



Fig. 1.3 INVERTER-circuit, truth table and symbol

1.3 NAND-GATE

A combination of an and-gate and an inverter forms a nand-gate. The output is low (0) only when all the inputs are high (1). It is enough that one of the inputs is low (0) for the output to be high (1).



Fig. 1.4 NAND-circuit, truth table and symbol

1.4 FLIP-FLOP, BISTABLE MULTIVIBRATOR

A bistable circuit switches between two stable states dependent on the levels of the trigger pulse at the input.

When the input S (Set) goes low, the output Q goes high and remains in that state.

When the input R (Reset) goes low the output Q goes low and remains in that state.

* Note for truth table:

The two inputs should preferably not be grounded (have logic 0) at the same time, but if it does happen the input which remains low longest will take over control.

The two outputs always have opposite levels.

1.5 MONOSTABLE MULTIVIBRATOR

A monostable circuit has one stable condition and every trigger pulse at the input therefore forces the circuit out of this stable condition for a time which depends on the time constant of the circuit.


The time-constant T, and also the duration of the output pulse, are dependent on the component values in the R-C stage and can be calculated from the formula $T=0.69 \times r \times c$. A typical example is shown in Figure 1.6.

Monostable circuits are used to determine the duration of a function, as for example the pull-in phase for the braking solenoid.

The monostable circuit in 9000X

The two monostable circuits that are used in the 9000X have a different configuration from the one shown in Figure 1.6. The difference lies in the R-C stage itself which in the 9000X consists of a capacitor (C) and a nand-circuit (R) where the capacitor is discharged by a leakage current through through the nand-circuit.

The time constant (T) can be calculated by means of the special formula for this circuit; T in seconds and C in microfarads (uF), $T=0.5 \times C$. This is an approximate formula. The spread with IC's is very large, and often the formula $T=I \times C$ or even $T=2 \times C$ can be more applicable.



PREVIOUS STATE		INPUT CONDITION		RESULT	
Q	Q	s	R	α	Q
1	0	0 0 1 1 1 0 0	1 0 0 1 0 0	no ch 0 1* no cł	0 1* nange nange 1 1* nange

Fig. 1.5 FLIP-FLOP circuit, truth table and symbol






Fig. 1,6 Monostable circuit and symbol



REFERENCE DESIGNATIONS			
PREFIX WITH A6	NOT USED		
C ~11 Q 1 = 9 R 1 = 25			
	l i		





NOTES:

- 1. UNLESS OTHERWISE SPECIFIED RESISTANCE IN OHMS.
- 2. WHEN REFERING TO A COMPONENT ON A PRINTED BOARD ASSEMBLY PUT THE ASSY DESIGNATION IN FRONT OF THE COMPONENT REFERENCE DESIGNATION (E. G. SPECIFY AGRI AND NOTONLY R1).

A6 OSCILLATOR BOARD MODEL 9100X AND 9200XD

45







NOTES

- 1. UNLESS OTHERWISE SPECIFIED RESISTANCE IN OHMS.
- 2. WHEN REFFRING TO A COMPONENT ON A PRINTED BOARD ASSEMBLY PUT THE ASSY DESIGNATION IN FRONT OF THE COMPONENT REFERENCE JESTORATION LEG. SPECIFY AZRI AND NOTONLY R.H.
- 3. ONLY THE E-CHANNEL OF THE ASSEMBLY DESIGNATED AT IS SHOWN.
- 4. PLUG TERMINAL NO'S FOR THE R-CHANNEL ARE GIVEN IN BRACKETS BESIDE THE L-CHANNEL PLUG TERMINAL NO'S.
- 5. L-CHANNEL HAS 1-99 AND R-CHANNEL HAS 100-199 AS COMPONENT NO.5, WHEN REFERING TO R-CHANNEL COMPONENTS ADD 100 TO THE L-CHANNEL LOHPONE NOS 4C6, RT 9 OF THE L-CHANNEL HAS THE SAME VALUE AS R117 OF THE R-CHANNEL).


A7 EQUAL. RECORD AMP. MODEL 9100X AND 9200XD







NOTES:

- UNLESS OTHERWISE SPECIFIED RESISTANCE IN OHMS.
- 2. WHEN REFERING TO A COMPONENT ON A PRINTED BOARD ASSEMBLY PUT THE ASSY DESIGNATION (E.G. SPECIFY ABRI AND NOT ONLY RI)
- 3. ONLY THE L-CHANNEL OF THE ASSEMBLY DESIGNATED AS IS SHOWN.
- 4. PLUG TERMINAL NO'S FOR THE R-CHANNEL ARE GIVEN IN BRACKETS BUSIDE THE L-CHANNEL PLUG TERMINAL NO'S
- 5. L-CHANNEL HAS 1.99 AND R-CHANNEL HAS IDD-199 AS COMPONENT NO.5 WHEN REFERING TO R-CHANNEL COMPONENTS, ADD 100 TO THE L-CHANNEL NO.5 (E. G. RI? OF THE L-CHANNEL HAS THE SAME VALUE AS RII7 OF THE R-CHANNEL)



A8 OUTPUT AMP. BOARD.
MODEL 9100X AND 9200XD





NOTES:

- 1. UNLESS OTHERWISE SPECIFIED RESISTANCE IN CHMS.
- RESISTANCE IN CHMS.

 2. WHEN REFERING TO A COMPONENT ON A PRINTED BOARD ASSEMBLY PUT THE ASSY DESIGNATION IN FRONT OF THE COMPONENT REFERENCE DESIGNATION I.E. S. SPECIFY AIRT AND NOT ONLY RI)

 3. ONLY THE L-CHANNEL OF THE ASSEMBLY DESIGNATED AT: IS SHOWN.
- 4. PLUG TERMINAL NO'S FOR THE R-CHANNEL ARE GIVEN IN BRACKETS BESIDE THE L-CHANNEL PLUG TERMINAL NO'S.
- TEMMINAL ROLS.

 IL-CHANNEL HAS 1-99 AND
 R CHANNEL HAS 100-199 AS
 COMPONENT NO 'S. WHEN REFERING
 TO R-CHANNEL COMPONENTS, AND
 100 TO THE LI-CHANNEL NO 'S IL.G.
 RT/O OF THE LI-CHANNEL HAS THE
 SAME YALUC AS RIT/O OF THE R-CHANNELL.

A11 EQUAL, PLAYBACK AMP. **MODEL 9100X AND 9200XD**



TANDBERGS RADIOFABRIKK A/S Postboks 9, Korsvoll, Oslo 8 Norway